

FIG. 1




FIG. 2

The diagram illustrates a multi-processor system architecture. A central **N/W SWITCH** (Network Switch) is connected to two main processing blocks, **310** and **312**, which are labeled **ON-CHIP PERIPHERAL UNITS**. Each block contains multiple **PM** (Processing Modules) and **DM** (Data Modules). The **PM** modules are further divided into **PE** (Processing Elements). The system is interconnected via a **HOST CONTROL INTERFACE** (308) and a **300** bus. Various other components and connections are labeled, including **302<sub>1</sub>**, **302<sub>2</sub>**, **302<sub>3</sub>**, **302<sub>1+1</sub>**, **302<sub>N</sub>**, **302<sub>N-1</sub>**, **306<sub>1</sub>**, **306<sub>2</sub>**, **306<sub>3</sub>**, **306<sub>N</sub>**, and **304<sub>1-304<sub>N</sub></sub>**.

FIG. 3

05290" 08552860




FIG. 4




FIG. 5

600




FIG. 6





FIG. 7

800






FIG. 9






FIG. 10